****

**North South University**

**Department of Electrical and Computer Engineering**

**LAB REPORT-07**

**Course name: Digital Logic Design Lab**

**Course Code: 231.L**

**Experiment Number:** 07

**Experiment name:** Introduction to Multiplexers and Decoders

**Experiment Date:** 13th April, 2021

**Report Submission Date:** 20th April, 2021

**Section: 06**

**Group no: 04**

|  |  |
| --- | --- |
| **Student Name** | **ID** |
| Khalid Bin Shafiq | 1911342642 |
| Rafidul Islam | 1912152642 |
| Rashiqur Rahman Rifat | 1911445652 |
| Towsif Muhtadi Khan | 1911576642 |
| **Remarks:** | **Score:** |

Objectives:

* Understand the concept of multiplexing in the context of digital logic circuits.
* Learn about the internal logic of digital multiplexers.
* Implement digital logic functions using multiplexers.
* Observe and analyze the operations of the 3 to 8 Line Decoder

Theory:

**Multiplexer:**

Multiplexer is a combinational circuit that has maximum of 2n data inputs, ‘n’ selection lines and single output line. One of these data inputs will be connected to the output based on the values of selection lines. Since there are ‘n’ selection lines, there will be 2n possible combinations of zeros and ones. So, each combination will select only one data input. Multiplexer is also called as MUX. Example- 2:1 MUX, 4:1 MUX and so on.

**Decoder:**

A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2n out puts lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the min terms of ‘n’ input variables lines, when it is enabled. Example- 2x4 Decoder, 3x8 Decoder and so on.

Equipment List:

* Trainer Board
* 1 x IC 7404 Hex Inverter (NOT gates)
* 2 x IC 7411 3-input AND gates
* 1 x IC 7432 2-input OR gates
* IC 74151 (8:1 Multiplexer)
* IC 74138 (3 to 8 Line Decoder)

Circuit Diagram:

Data & Table:

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| A | B | C | F (Theoretical) | Data Inputs | F (Practical) |
| 0 | 0 | 0 | **1** | I0 = **1** | **1** |
| 0 | 0 | 1 | **1** | **1** |
| 0 | 1 | 0 | **0** | I1 = **0** | **0** |
| 0 | 1 | 1 | **0** | **0** |
| 1 | 0 | 0 | **0** | I2 = **C** | **0** |
| 1 | 0 | 1 | **1** | **1** |
| 1 | 1 | 0 | **0** | I3 = **C** | **0** |
| 1 | 1 | 1 | **1** | **1** |

***Table F.1.1***: *Implementing a Boolean function using a 4:1 MUX*

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| A | B | C | D | F (Theoretical) | Data Inputs | F (Practical) |
| 0 | 0 | 0 | 0 | **1** | I0 = **1** | **1** |
| 0 | 0 | 0 | 1 | **1** | **1** |
| 0 | 0 | 1 | 0 | **0** | I1 = **D** | **0** |
| 0 | 0 | 1 | 1 | **1** | **1** |
| 0 | 1 | 0 | 0 | **0** | I2 = **D** | **0** |
| 0 | 1 | 0 | 1 | **1** | **1** |
| 0 | 1 | 1 | 0 | **0** | I3 = **0** | **0** |
| 0 | 1 | 1 | 1 | **0** | **0** |
| 1 | 0 | 0 | 0 | **1** | I4 = **1** | **1** |
| 1 | 0 | 0 | 1 | **1** | **1** |
| 1 | 0 | 1 | 0 | **0** | I5 = **0** | **0** |
| 1 | 0 | 1 | 1 | **0** | **0** |
| 1 | 1 | 0 | 0 | **0** | I6 = **0** | **0** |
| 1 | 1 | 0 | 1 | **0** | **0** |
| 1 | 1 | 1 | 0 | **1** | I7 = **1** | **1** |
| 1 | 1 | 1 | 1 | **1** | **1** |

***F.2.1 :****Using an 8:1 MUX to implement a Boolean function*

|  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Enable Inputs | | Select Inputs | | | Outputs | | | | | | | |
| G1 | **G2** | **C** | B | A | Y0 | **Y1** | **Y2** | **Y3** | **Y4** | **Y5** | **Y6** | **Y7** |
| X | H | X | X | X | H | H | H | H | H | H | H | H |
| L | X | X | X | X | H | H | H | H | H | H | H | H |
| H | L | L | L | L | **L** | **H** | **H** | **H** | **H** | **H** | **H** | **H** |
| H | L | L | L | H | **H** | **L** | **H** | **H** | **H** | **H** | **H** | **H** |
| H | L | L | H | L | **H** | **H** | **L** | **H** | **H** | **H** | **H** | **H** |
| H | L | L | H | H | **H** | **H** | **H** | **L** | **H** | **H** | **H** | **H** |
| H | L | H | L | L | **H** | **H** | **H** | **H** | **L** | **H** | **H** | **H** |
| H | L | H | L | H | **H** | **H** | **H** | **H** | **H** | **L** | **H** | **H** |
| H | L | H | H | L | **H** | **H** | **H** | **H** | **H** | **H** | **L** | **H** |
| H | L | H | H | H | **H** | **H** | **H** | **H** | **H** | **H** | **H** | **L** |

*F.3.1:3 to 8 Line Decoder*

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| A | B | C | D | F (Theoretical) | Data Inputs | F (Practical) |
| 0 | 0 | 0 | 0 | **0** | I0 = **D** | **0** |
| 0 | 0 | 0 | 1 | **1** | **1** |
| 0 | 0 | 1 | 0 | **1** | I1 = **D’** | **1** |
| 0 | 0 | 1 | 1 | **0** | **0** |
| 0 | 1 | 0 | 0 | **1** | I2 = **1** | **1** |
| 0 | 1 | 0 | 1 | **1** | **1** |
| 0 | 1 | 1 | 0 | **0** | I3 = **0** | **0** |
| 0 | 1 | 1 | 1 | **0** | **0** |
| 1 | 0 | 0 | 0 | **0** | I4 = **0** | **0** |
| 1 | 0 | 0 | 1 | **0** | **0** |
| 1 | 0 | 1 | 0 | **1** | I5 = **D’** | **1** |
| 1 | 0 | 1 | 1 | **0** | **0** |
| 1 | 1 | 0 | 0 | **1** | I6 = **1** | **1** |
| 1 | 1 | 0 | 1 | **1** | **1** |
| 1 | 1 | 1 | 0 | **0** | I7 = **0** | **0** |
| 1 | 1 | 1 | 1 | **0** | **0** |

*Table : For function F (A, B, C, D) = Σ (1, 2, 4, 5, 10, 12, 13) 8:1 MUX implementation (report section).*

Questions:

***E.3 Q:******Explain the difference between an active-high and an active-low device.***

**Ans:**

**Active-High Device:**A signal ‘active-high’ means that signal will be performing when its logical value is ‘1’. Active-high device works when the enable input is active high or ‘1’. If the circuit uses "active high" logic, 5 volts represents a digital "1" and 0 volts represents a digital "0".

**Active-Low Device:** A signal ‘active-low’ means that signal will be performing when its logical value is ‘0’. Active-low device works when the enable input is active low or ‘0’. If the circuit uses "active low" logic, 5 volts represents a digital "0" and 0 volts represents a digital "1".

Result analysis and Discussion:

The overall lab experiment was about the structures and implementations of multiplexers and decoders.

At the beginning of the experiment, the task was to build a 4:1 MUX. So we designed it using logic gates as well as IC diagram. We needed 4 2-input AND gates and 3 2-input OR gates to design 4:1 MUX. We implemented a function, F(A, B, C) = Σ (0, 1, 5, 7) using 4:1 MUX and completed necessary truth table by drawing Karnaugh Map.

Then using 4:1 MUX and 2:1 MUX, we designed 8:1 MUX as well as IC diagram.

The 2nd experiment was to implement a Boolean function using 8:1 MUX and the function was F(A, B, C, D) = Σ (0, 1, 3, 5, 8, 9, 14, 15). We used A, B, C as selector variables and D as input variable. By drawing Karnaugh Map, we got the required 8 inputs. By completing necessary truth table, we got the expected outputs. And the outputs received from truth table and outputs received from designed circuit were same. Following this same way, we implemented another function, F(A, B, C, D) = Σ (1, 2, 4, 5, 10, 12, 13). Then we did 3 to 8 line decoder for the 3rd experiment. We completed the necessary truth table using enable inputs. The outputs of the truth table show diagonally ‘L’ which means active-low. Rest of the outputs show ‘H’ which means active-high. We drew the circuit diagram then. During the experiments, Logisim worked perfectly. So we didn’t face any issue.

From the experiment, we learned about the internal structures and logical implementations of different types of multiplexers and decoders.

Contribution

|  |  |
| --- | --- |
| Name | Contribution in |
| Khalid Bin Shafiq | Circuit Diagram |
| Rafidul Islam | Result Analysis and Discussion |
| Rashiqur Rahman Rifat | Theory |
| Towsif Muhtadi Khan | Data & table, Coordinator |